CMOS voltage reference based on gate work function differences in poly-Si controlled by conductivity type and impurity concentration by タニグチ, ケンジ et al.
Osaka University
Title
CMOS voltage reference based on gate work function
differences in poly-Si controlled by conductivity type and
impurity concentration
Author(s)Watanabe, Hirobumi; Ando, Shunsuke; Aota, Hideyuki;Dainin, Masanori; Chun, Yong-Jin; 谷口, 研二
CitationIEEE Journal of Solid-State Circuits. 38(6) P.987-P.994
Issue Date2003-06
Text Versionpublisher
URL http://hdl.handle.net/11094/2899
DOI
Rights
©2003 IEEE. Personal use of this material is permitted.
However, permission to reprint/republish this material for
advertising or promotional purposes or for creating new
collective works for resale or redistribution to servers or lists, or
to reuse any copyrighted component of this work in other works
must be obtained from the IEEE..
Osaka University
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 6, JUNE 2003 987
CMOS Voltage Reference Based on Gate Work
Function Differences in Poly-Si Controlled by
Conductivity Type and Impurity Concentration
Hirobumi Watanabe, Member, IEEE, Shunsuke Ando, Hideyuki Aota, Masanori Dainin, Yong-Jin Chun, and
Kenji Taniguchi, Fellow, IEEE
Abstract—A new CMOS voltage reference circuit consisting of
two pairs of transistors is presented. One pair exhibits a threshold
voltage difference with a negative temperature coefficient
( 0.49 mV/ C), while the other exhibits a positive temperature
coefficient (+0.17 mV/ C). The circuit was robust to process
variations and exhibited excellent temperature independence and
stable output voltage. Aside from conductivity type and impurity
concentrations of gate electrodes, transistors in the pairs were
identical, meaning that the system was robust with respect to
process fluctuations. Measurements of the voltage reference cir-
cuit without trimming adjustments revealed that it had excellent
output voltage reproducibility of within 2%, low temperature
coefficient of less than 80 ppm/ C, and low current consumption
of 0.6 A.
Index Terms—Low voltage, poly Si, voltage reference, work
function differences.
I. INTRODUCTION
T RADITIONAL voltage reference circuits can be classi-fied into five different categories: bandgap reference cir-
cuits, which are based on bipolar integrated circuits and can be
applied to CMOS circuits [1]–[4]; circuits based on threshold
voltage ( ) differences in MOS transistors [5]–[10]; MOS
transistor circuits in which threshold voltage and mobility tem-
perature dependencies are compensated for [11], [12]; current
mode [13]; and beta multiplier (MOS based) [14]–[16]. Recent
state of the art system LSIs, however, demand the use of voltage
references which operate at low voltages, are robust to process
fluctuations, exhibit low electrical current consumption, can be
integrated with standard CMOS technologies, and allow flex-
ible voltage adjustment [17]–[21]. Although bandgap reference
circuits are extremely accurate, electrical current consumption
is generally larger than MOS-based voltage references. MOS-
transistor-based voltage references, however, are susceptible to
process fluctuations. Recently, low-power bandgap references
have been studied [19].
A voltage reference is proposed that uses pairs of MOS
transistors with positive and negative temperature coefficients.
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The circuit is robust to process fluctuations because the reference
voltage is derived from the difference in the work functions of the
transistors, which are functions of gate electrode conductivity
type and impurity concentration. Combination of positive and
negative temperature coefficient components is a method for
controlling temperature characteristics. Previous MOS transistor
voltage references based on threshold voltage differences also
utilized differences in the gate work functions of transistor pairs
[7], [8], but without complementary temperature coefficients,
accurate voltage references are not easily constructed [8]. Other
attempts have used metal gates, which are not suitable to
conventional CMOS processes [7]. A new CMOS voltage
reference consisting of two pairs of transistors is presented.
Theory, circuit implementations, and experimental results are
also presented.
II. THEORY OF WORK FUNCTION DIFFERENCE
Threshold voltage of MOS transistors (MOSFETs) is de-
scribed as
(1)
where
is flat-band voltage, is bulk dopant density, is deple-
tion layer thickness, is gate-oxide capacitance per unit area,
is the metal work function, is surface potential, is the
gate-oxide charge per unit area, is the magnitude of electronic
charge, and is the dielectric constant of Si and
under conditions of strong inversion. Then can be expressed
as
(2)
where
-
and are electron affinities of poly-Si and Si,
-
and are bandgaps of poly-Si and Si, respec-
tively. is the potential difference between the Fermi
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(a)
(b)
Fig. 1. V as a function of temperature. (a) Simulation results based on Seto’s
model. (b) Experimental results.
level of poly-Si gates and intrinsic Fermi level , and
is the potential difference between the Fermi level of Si
and intrinsic Fermi level . In this paper, the poly-Si gate
work function is regarded as a function of gate potential
difference .
For a pair of MOS transistors with gates of different con-
ductivity types or different impurity concentrations, all of the
terms on the right-hand side (RHS) of (2) are equal except
for terms, because substrate conditions are the same for
both transistors. Thus, the difference in between
two transistors M1 and M2 is given by the difference in gate
work function, as shown in (3). This contrasts with previously
constructed MOS-based voltage references [5], [6], [8]–[10]
(3)
where
(4)
for n-type gates and
(5)
(a)
(b)
Fig. 2. V as a function of temperature. (a) Simulation results based on Seto’s
model. (b) Experimental results.
for p-type gates. and are free carrier concentrations of
n-type and p-type doped gates, respectively.
In the derivations of (4) and (5), gates with impurity concen-
trations less than degenerations levels were assumed crystalline
silicon so that the Fermi–Dirac distribution could be applied.
For a pair of transistors with gates of opposite conductivity
types, having impurity concentrations of p (B : 4 10
cm ) and n (P : 5 10 cm ), the difference
between the p and n gate transistors is given by
(6)
Simulation results using free carrier concentrations and
derived from Seto’s model [22] are shown in Fig. 1(a).
Thus, exhibits a negative primary temperature coefficient
together with a small negative secondary temperature coeffi-
cient due to the strong temperature dependence of . Fig. 1(b)
shows experimental measurements of as a function of tem-
perature, which is well fitted by a quadratic regression equation
given by
(7)
Differences in between simulation and experiment may
originate from both inaccurate estimations of active impurity
concentrations and simplicity of the model used.
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Fig. 3. V primary temperature coefficient as a function of impurity
concentration N .
Fig. 4. Basic N-channel MOSFETs voltage reference. Circles indicate p
gates, triangles indicate n gates, all others are n gate.
For a pair of transistors with gates of the same conductivity
type, having gate impurity concentrations of n (P : 1.7
10 cm ) and n (P : 5 10 cm ), the difference
between the n and n gate transistors is given by
(8)
Both simulation and experimental determinations of the tem-
perature dependence of show positive primary temperature
coefficients and small positive secondary temperature coeffi-
cients, as shown in Fig. 2. The data is well fitted by a quadratic
regression equation
(9)
Primary temperature characteristics of depend on the im-
purity concentration of the n gate. Fig. 3 shows measurements
of temperature coefficient versus impurity concentration of
the gate electrode. Note that temperature coefficient levels off
around 1.4 10 cm , which is used to make the voltage
reference robust with respect to process fluctuations.
Fig. 5. P-channel MOSFETs voltage reference on a P-type substrate.
Fig. 6. Voltage reference with opamp.
III. VOLTAGE REFERENCE
From the primary temperature coefficients of
mV/ C and mV/ C given in (7) and (9), it
is evident that and could be combined in such a way
that the primary temperature coefficient of a voltage reference
cancels out, giving
(10)
The remaining secondary coefficient of 2.8 10 is equiva-
lent to 18 V/ C over the temperature range of 50 C–100 C.
In this section, a circuit that utilizes the difference between
work functions, that is, differences in , is described. For pairs
of transistors, M1 and M2, driven by the same current and op-
erating at saturation, the following equation holds:
(11)
Matching the geometries of the transistors M1 and M2 gives
and
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(a)
(b)
(c)
(d)
(e)
(f)
Fig. 7. Conventional and LOCOS offset N-channel MOSFETs. (a) Conventional n gate. (b) Conventional n gate. (c) Conventional p gate. (d) LOCOS offset
n gate. (e) LOCOS offset n gate. (f) LOCOS offset p gate.
and so
(12)
The difference in between the two transistors can then be
calculated from the difference in .
To implement the theory in a circuit, two points need to
be taken into consideration. First, (12) is valid only when the
transistor pairs are placed in separate wells but have the same
structure. Second, voltage reference has to be provided with
respect to ground. Thus, a voltage reference circuit comprised
of N-channel MOSFETs, as shown in Fig. 4, has advantages
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over circuits comprised of P-channel MOSFETs, as shown in
Fig. 5, because N-channel MOSFETs in separate P-wells can
directly produce relative to ground. This is not the case
for P-channel MOSFETs without using triple wells, because
P-channel MOSFETs can only generate the voltage reference
with respect to , meaning that the output is offset from
ground.
All transistors in the basic voltage reference circuit shown in
Fig. 4 are N-channel MOSFETs in separate P-wells to which
source electrodes are connected. The pair of transistors con-
sisting of n gate transistor M1 and p gate transistor M2 are
connected in series between the power supply and ground so
that the difference between and is produced as
of M2 . Transistor M1 is then a depletion mode
transistor acting as a current source, while and are
about 0.30 and 0.88 V, respectively.
The other pair of transistors consists of n gate transistor M3
and n gate transistor M4. Note that of M3
is equal to the difference between and
because the gate electrode of M4 is connected to ground. Tran-
sistor M4 is then a depletion mode transistor acting as current
source, and and are about 0.30 and 0.35 V,
respectively.
Transistor M5, with of about 0.30 V, sits between the
two pairs of transistors, and in combination with the resistors
forms a source-follower circuit that works as a level shifter to
define the drain voltage of M2. In addition, the voltage is
divided using R1 and R2 and then input to the gate of M3. The
final output voltage is then given by
(13)
The ratio of R1 to R2 can then be adjusted to make the primary
temperature coefficient zero. The sum of the resistances of R1
and R2 can be chosen depending on the current consumption
target. Resistances of R1 and R2 were chosen to be 2976 and
2024 /sq., respectively, for all following experiments.
For the voltage reference circuit composed of P-channel tran-
sistors placed in separate N-wells, as shown in Fig. 5, the pair of
transistors M1 and M2 generate , which is equal to .
The voltage generated by dividing using R1 and R2 is
then input to the gate of n gate transistor M3, similar to the
circuit shown in Fig. 4. Note that of n gate transistor M4
produces relative to ground that is shifted
relative to .
Output reference voltage is then given uniquely by
and as shown in (13).
To generate an arbitrary reference voltage , an additional
amplifier is required. Fig. 6 shows a circuit that utilizes the dif-
ferential input from n gate transistor M3 and p gate transistor
M4, which are simultaneously part of an operational amplifier
(opamp) circuit. In the circuit, is derived from
(14)
(a)
(b)
Fig. 8. V as a function of temperature. (a) Circuit shown in Fig. 4. (b) Circuit
shown in Fig. 6.
where
Then
Arbitrary reference voltage is then given by
(15)
Furthermore, temperature characteristics of the circuit block
driven by can be also be compensated for by simply ad-
justing the ratios of R1 to R2 and R3 to R4.
IV. EXPERIMENTS AND RESULTS
A. Device Structure
Voltage reference circuits were fabricated with conventional
CMOS technology using a high-resistivity resistor process,
producing separate P-wells and N-wells in the N-substrate.
MOSFET gate-oxide thickness is 30 nm and poly-Si gate
thickness is 500 nm. Gate electrodes of all of the transistors and
resistors were composed of the same poly-Si, but were doped
using different processes. Phosphorous doping was performed
using PSG deposition to form n (heavily doped) gates. P
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TABLE I
V ref CHARACTERISTICS VERSUS PROCESS VARIATION
Fig. 9. V as a function of supply voltage.
(heavily doped) gates, n (lightly doped) gates, and resistances
regions were covered by SiO film during the n (heavily
doped) gate-doping process. P gates, n gates, and resistors
were doped by ion implantation with impurity concentrations
of B : 4 10 cm , P : 1.7 10 cm , and P : 8.0
10 cm , respectively. The boron ion implantation process
was used to simultaneously dope P gates and P-channel
MOSFET source and drain. The phosphorous concentration
of resistors differed from that of n gates. If the phosphorous
concentration of the resistors had been chosen to be the same
as that of the n gates, one step in the fabrication process could
have been eliminated.
Both conventional and LOCOS offset transistors with sepa-
rate source and drain from the active region were manufactured.
In the case of conventional transistors, as shown in Fig. 7(a),
phosphorous implantation for source/drain was carried out
using the self-alignment method, leading to an increase in
phosphorus concentration near the edge of the n p gate. In
order to avoid this, LOCOS offset structure transistors were
fabricated, as shown in Fig. 7(b), in which ion implantation
beneath the LOCOS was carried out to reduce parasitic resis-
tance. This ion implantation represents an additional process
that is not needed in fabrication of conventional transistors.
Differences in characteristics of the two structures were eval-
uated from the dispersion of . There was no appreciable dif-
ference between the two structures for transistors with channel
lengths of over 100 m, but deviations in for conventional
transistors became larger than for LOCOS offset transistors for
channel lengths of less than 50 m. Deviation of conventional
transistors was % and that of LOCOS offset ones
% for transistors with m. This is due to
the gate length being too large to have any influence on edge
(a)
(b)
Fig. 10. I as a function of (a) temperature and (b) V .
phenomena. Conventional transistors with dimensions
m/ m were chosen for the rest of this work.
B. Temperature Characteristics
Fig. 8 shows the measured of the voltage reference circuit
as a function of temperature without trimming. A ratio of 0.405
for the series resistors R2/(R1 R2) was used. A small negative
temperature dependence that is not well expressed by quadratic
regression equations remained, due to the small temperature de-
pendence of R1/R2 ratio for temperatures below 25 C. Tem-
perature coefficient of the reference voltage measured using the
box method was 50 ppm/ C. The ratio R2/(R1 R2) may also
be adjusted by trimming to achieve even more accurate voltage
reference circuits.
C. Robustness
In principle, since the proposed voltage reference is based on
and , which are derived from differences in gate work
function as given by (3), output voltage of the system should
not fluctuate under process variations as long as both pairs of
transistors are subject to the same process variations. Diffusion
of impurities to the poly-Si gate electrodes is the only indepen-
dently controlled process during fabrication. Because poly-Si
impurity concentration can be chosen so that temperature
coefficient of is very stable with respect to changes in im-
purity concentrations, as shown in Fig. 3, the proposed voltage
reference circuit is expected to be robust to process variations.
Experimental results, as summarized in Table I, show that
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TABLE II
VOLTAGE REFERENCE PERFORMANCE BENCHMARK INDICATORS
deviations of for circuits fabricated under a wide range of
process variations were kept within 2%, while temperature co-
efficients of less than 80 ppm/ C were obtained without trim-
ming the resistors.
D. Operation Voltage and Electrical Current Consumption
Fig. 9 shows characteristics as a function of supply
voltage, indicating that the minimum operating voltage is about
1 V. Minimum supply voltage of the circuit in Fig. 4 is given
theoretically by
(16)
Electrical current consumption is 0.6 A at 25 C, with
no exponential increase, even up to temperatures of 100 C, as
shown in Fig. 10(a). Even if thermal junction leakage current
increases, remains relatively constant because it originates
from work function differences, which are relatively indepen-
dent of leakage currents. is also largely independent of ,
as shown in Fig. 10(b).
Table II shows a list of measured voltage reference perfor-
mance benchmarks. Properties of the circuit presented in Fig. 4
are shown in the first row, with values from other works shown
for comparison.
V. CONCLUSION
A CMOS voltage reference based on two pairs of transis-
tors was presented. One pair of transistors consisted of and
gate transistors, and had a negative temperature coefficient
of threshold voltage difference ( 0.49 mV/ C). The other pair
consisted of and gate transistors, and had a positive
temperature coefficient ( 0.17 mV/ C). Measurements were
conducted without trimming adjustments, and confirmed that
the voltage reference had: 1) excellent output voltage repro-
ducibility within 2%; 2) low temperature coefficient of less
than 80 ppm/ C; and 3) a low current consumption of 0.6 A.
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